bcm-v4

[Specification

Radio 2062 Channel Tune ( u8 channel)

  1. Find the line in the Radio 2062 Specific Channel Code Table corresponding to the input channel
  2. Set bit 0x04 in Radio Register 0x4042

  3. Write the Data1 entry from the table to Radio Register 0x1E

  4. Write the Data2 entry from the table to Radio Register 0x20

  5. Write the Data3 entry from the table to Radio Register 0x21

  6. Write the Data4 entry from the table to Radio Register 0x52

  7. Write the Data5 entry from the table to Radio Register 0x4018

  8. Write the Data6 entry from the table to Radio Register 0x24

  9. Write the Data7 entry from the table to Radio Register 0x25

  10. Write the Data8 entry from the table to Radio Register 0x54

  11. Write the Data9 entry from the table to Radio Register 0x53

  12. Set tmp1 to Crystal frequency / 1000
  13. Set tmp2 to pdiv * 1000 (pdiv comes from the private area)
  14. Write 0xCC to Radio Register 0x4055

  15. Write 0x07 to Radio Register 0x4056

  16. Reset PLL Bias for 2062

  17. If the frequency for the selected channel > 3000

    1. Set tmp3 to that frequency * tmp2
  18. Otherwise
    1. Set tmp3 to 2 * tmp2 * channel frequency
  19. Set tmp4 to 48 * tmp1
  20. Copy tmp3 to tmp5
  21. Set tmp6 to tmp5 / tmp4
  22. Set tmp7 to tmp5 % tmp4
  23. Write tmp6 to Radio Register 0x404E

  24. Set tmp5 to tmp7 * 0x100
  25. Set tmp6 to tmp5 / tmp4
  26. Set tmp7 to tmp5 % tmp4
  27. Write tmp6 to Radio Register 0x404F

  28. Set tmp5 to tmp7 * 0x100
  29. Set tmp6 to tmp5 / tmp4
  30. Set tmp7 to tmp5 % tmp4
  31. Write tmp6 to Radio Register 0x4050

  32. Set tmp5 to tmp7 * 0x100
  33. Set tmp6 to tmp5 / tmp4
  34. Set tmp7 to tmp5 % tmp4
  35. Write tmp6 + ((2 * tmp7) / tmp4) to Radio Register 0x4051

  36. Read Radio Register 0x4047 and save in tmp8

  37. Set tmp9 to ((2 * tmp3 * (tmp8 + 1)) + (3 * tmp1)) / (6 * tmp1)
  38. Write (tmp9 >> 8) + 16 to Radio Register 0x404B

  39. Write tmp9 & 0xFF to Radio Register 0x404C

  40. 2062 Radio VCO Calibrate

  41. If Radio Register 0x4037 & 0x10 is not zero

    1. Write 0xFC to Radio Register 0x4055

    2. Write 0 to Radio Register 0x4056

    3. Reset PLL Bias for 2062

    4. 2062 Radio VCO Calibrate

    5. If Radio Register 0x4037 & 0x10 is not zero

      1. This should be reported if debugging on
  42. Clear bit 0x04 in Radio Register 0x4042

Radio 2062 Specific Channel Code Table

Channel

Frequency

Data1

Data2

Data3

Data4

Data5

Data6

Data7

Data8

Data9

1

2412

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

2

2417

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

3

2422

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

4

2427

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

5

2432

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

6

2437

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

7

2442

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

8

2447

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

9

2452

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

10

2457

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

11

2462

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

12

2467

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

13

2472

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

14

2484

0xFF

0xFF

0xB5

0x1B

0x24

0x32

0x32

0x88

0x88

34

5170

0x00

0x22

0x20

0x84

0x3C

0x77

0x35

0xFF

0x88

38

5190

0x00

0x11

0x10

0x83

0x3C

0x77

0x35

0xFF

0x88

42

5210

0x00

0x11

0x10

0x83

0x3C

0x77

0x35

0xFF

0x88

46

5230

0x00

0x00

0x00

0x83

0x3C

0x77

0x35

0xFF

0x88

36

5180

0x00

0x11

0x20

0x83

0x3C

0x77

0x35

0xFF

0x88

40

5200

0x00

0x11

0x10

0x84

0x3C

0x77

0x35

0xFF

0x88

44

5220

0x00

0x11

0x00

0x83

0x3C

0x77

0x35

0xFF

0x88

48

5240

0x00

0x00

0x00

0x83

0x3C

0x77

0x35

0xFF

0x88

52

5260

0x00

0x00

0x00

0x83

0x3C

0x77

0x35

0xFF

0x88

56

5280

0x00

0x00

0x00

0x83

0x3C

0x77

0x35

0xFF

0x88

60

5300

0x00

0x00

0x00

0x63

0x3C

0x77

0x35

0xFF

0x88

64

5320

0x00

0x00

0x00

0x62

0x3C

0x77

0x35

0xFF

0x88

100

5500

0x00

0x00

0x00

0x30

0x3C

0x77

0x37

0xFF

0x88

104

5520

0x00

0x00

0x00

0x20

0x3C

0x77

0x37

0xFF

0x88

108

5540

0x00

0x00

0x00

0x20

0x3C

0x77

0x37

0xFF

0x88

112

5560

0x00

0x00

0x00

0x20

0x3C

0x77

0x37

0xFF

0x88

116

5580

0x00

0x00

0x00

0x10

0x3C

0x77

0x37

0xFF

0x88

120

5600

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

124

5620

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

128

5640

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

132

5660

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

136

5680

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

140

5700

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

149

5745

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

153

5765

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

157

5785

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

161

5805

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

165

5825

0x00

0x00

0x00

0x00

0x3C

0x77

0x37

0xFF

0x88

184

4920

0x55

0x77

0x90

0xF7

0x3C

0x77

0x35

0xFF

0xFF

188

4940

0x44

0x77

0x80

0xE7

0x3C

0x77

0x35

0xFF

0xFF

192

4960

0x44

0x66

0x80

0xE7

0x3C

0x77

0x35

0xFF

0xFF

196

4980

0x33

0x66

0x70

0xC7

0x3C

0x77

0x35

0xFF

0xFF

200

5000

0x22

0x55

0x60

0xD7

0x3C

0x77

0x35

0xFF

0xFF

204

5020

0x22

0x55

0x60

0xC7

0x3C

0x77

0x35

0xFF

0xFF

208

5040

0x22

0x44

0x50

0xC7

0x3C

0x77

0x35

0xFF

0xFF

212

5060

0x11

0x44

0x50

0xA5

0x3C

0x77

0x35

0xFF

0x88

216

5080

0x00

0x44

0x40

0xB6

0x3C

0x77

0x35

0xFF

0x88


Exported/Archived from the wiki to HTML on 2016-10-27