bcm-v4

[Specification

PHY BMAC Core PLL Reset

  1. Read the contents of the Chip Control address (MMIO address 0x650) and write them back
  2. Delay 1 usec
  3. Clear bit 0x00000004 in Chip Control Data (MMIO address 0x654)
  4. Delay 1 usec
  5. Set bit 0x00000004 in Chip Control Data (MMIO address 0x654)
  6. Delay 1 usec
  7. Clear bit 0x00000004 in Chip Control Data (MMIO address 0x654)
  8. Delay 1 usec

Exported/Archived from the wiki to HTML on 2016-10-27